74HC/HCT191 Presettable Synchronous 4-bit Binary Up/down Counter

The 74HC HCT191 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC HCT191 are asynchronously presettable 4-bit binary up/down Counters They contain four master/slave Flip-Flops with internal gating and steering Logic to provide asynchronous preset and synchronous count-up and count-down operation.Asynchronous parallel load capability permits the Counter to be preset to any desired number. Information present on the parallel data inputs (D0 to D3) is loaded into the Counter and appears on the outputs when the parallel load (PL) input is LOW. As indicated in the function table, this operation overrides the counting function.Counting is inhibited by a HIGH level on the count enable (CE) input. When CE is LOW internal state changes are initiated synchronously by the LOW-to-HIGH transition of the Clock input. The up/down (U/D) input signal determines the direction of counting as indicated in the function table. The CE input may go LOW when the Clock is in either state, however, the LOW-to-HIGH CE transition must occur only when the Clock is HIGH. Also, the U/D input should be changed only when either CE or CP is HIGH.Overflow/underflow indications are provided by two types of outputs, the terminal count (TC) and ripple Clock (RC). The TC output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches '15' in the count-up-mode. The TC output will remain HIGH until a state change occurs, either by counting or presetting, or until U/D is changed. Do not use the TC output as a Clock signal because it is subject to decoding spikes. The TC signal is used internally to enable the RC output. When TC is HIGH and CE is LOW, the RC output follows the Clock pulse (CP). This feature simplifies the design of multistage Counters as shown in Figs 5 and 6.In Fig.5, each RC output is used as the Clock input to the next higher stage. It is only necessary to inhibit the first stage to prevent counting in all stages, since a HIGH on CE inhibits the RC output pulse as indicated in the function table. The Timing skew between state changes in the first and last stages is represented by the cumulative delay of the Clock as it ripples through the preceding stages. This CAN be a disadvantage of this configuration in some applications.Fig.6 shows a method of causing state changes to occur simultaneously in all stages. The RC outputs propagate the carry/borrow signals in ripple fashion and all Clock inputs are driven in parallel. In this configuration the duration of the Clock LOW state must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the Clock goes HIGH. Since the RC output of any package goes HIGH shortly after its CP input goes HIGH there is no such restriction on the HIGH-state duration of the Clock In Fig.7, the configuration shown avoids ripple delays and their associated restrictions. Combining the TC signals from all the preceding stages forms the CE input for a given stage. An enable must be included in each carry Gate in order to inhibit counting. The TC output of a given stage it not affected by its own CE signal therefore the simple inhibit scheme of Figs 5 and 6 does not apply.
By NXP Semiconductors
Part Manufacturer Description Datasheet Samples
CD74HCT191MG4 Texas Instruments HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDSO16, GREEN, PLASTIC, MS-012AC, SOIC-16
CD54HCT191F3A Texas Instruments High Speed CMOS Logic Presettable Synchronous 4-Bit Binary Up/Down Counter 16-CDIP -55 to 125
CD74HCT191E Texas Instruments High Speed CMOS Logic Presettable Synchronous 4-Bit Binary Up/Down Counters 16-PDIP -55 to 125
CD74HCT191EE4 Texas Instruments HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDIP16, ROHS COMPLIANT, PLASTIC, DIP-16
CD74HCT191ME4 Texas Instruments HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDSO16, GREEN, PLASTIC, MS-012AC, SOIC-16
CD74HCT191M Texas Instruments High Speed CMOS Logic Presettable Synchronous 4-Bit Binary Up/Down Counters 16-SOIC -55 to 125
HCT191 's PackagesHCT191 's pdf datasheet
74HC191D SO
74HC191DB SSOP
74HC191N DIP
74HC191PW TSSOP
74HCT191D SO
74HCT191N DIP




HCT191 Pinout, Pinouts
HCT191 pinout,Pin out
This is one package pinout of HCT191,If you need more pinouts please download HCT191's pdf datasheet.

HCT191 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

HCT191 Pb-Free HCT191 Cross Reference HCT191 Schematic HCT191 Distributor
HCT191 Application Notes HCT191 RoHS HCT191 Circuits HCT191 footprint