Bus Buffer Gate With 3-state Output

The HD74ALVC1G126 has a bus Buffer Gate with 3-state output in a 5 pin package. Output is disabled when the associated output enable (OE) input is low. To ensure the high impedance state during power up or power down, OE should be connected to GND through a pull-down resistor; the minimum value of the resistor is determined by the current sourcing capability of the driver. Low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook computers), and the low power consumption extends the battery life. By Renesas Technology
HD74ALVC1G126 's PackagesHD74ALVC1G126 's pdf datasheet
HD74ALVC1G126VSE




HD74ALVC1G126 Pinout, Pinouts
HD74ALVC1G126 pinout,Pin out
This is one package pinout of HD74ALVC1G126,If you need more pinouts please download HD74ALVC1G126's pdf datasheet.

HD74ALVC1G126 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

HD74ALVC1G126 Pb-Free HD74ALVC1G126 Cross Reference HD74ALVC1G126 Schematic HD74ALVC1G126 Distributor
HD74ALVC1G126 Application Notes HD74ALVC1G126 RoHS HD74ALVC1G126 Circuits HD74ALVC1G126 footprint
Hot categories