18-bit Universal Bus Drivers With 3-state Outputs - Hitachi Semiconductor

Data flow from A to Y is controlled by the output enable (OE). The device operates in the transparent mode when LE is high. The A data is latched if CLK is held at a high or low Logic level. If LE is low, the A bus data is stored in the latch flip flop on the low to high transition of CLK. When OE is high, the outputs are in the high impedance state. Active bus hold circuitry is provided to hold unused or floating data inputs at a valid Logic level. All outputs, which are designed to sink up to 12 mA, include 26 resistors to reduce overshoot and undershoot. By Renesas Technology
HD74ALVCH162835 's PackagesHD74ALVCH162835 's pdf datasheet



HD74ALVCH162835 Pinout, Pinouts
HD74ALVCH162835 pinout,Pin out
This is one package pinout of HD74ALVCH162835,If you need more pinouts please download HD74ALVCH162835's pdf datasheet.

HD74ALVCH162835 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

HD74ALVCH162835 Pb-Free HD74ALVCH162835 Cross Reference HD74ALVCH162835 Schematic HD74ALVCH162835 Distributor
HD74ALVCH162835 Application Notes HD74ALVCH162835 RoHS HD74ALVCH162835 Circuits HD74ALVCH162835 footprint
Hot categories