Dual Bus Buffer With 3–state Output CMOS Logic Level Shifter

The HD74LV2GT125A has dual bus Buffer with 3state output in an 8 pin package. Output is disable when the associated output enable (OE) input is high. To ensure the high impedance state during power up or power down, OE should be connected to VCC through a pull-up resistor; the minimum value of the resistor is determined by the current sinking capability of the driver. The input protection circuitry on this device allows over voltage tolerance on the input, allowing the device to be used as a logiclevel translato from 3.0 V CMOS Logic to 5.0 V CMOS Logic or from 1.8 V CMOS Logic to 3.0 V CMOS Logic while operating at the High-Voltage power supply. Low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook computers), and the low power consumption extends the battery life. By Renesas Technology
HD74LV2GT125A 's PackagesHD74LV2GT125A 's pdf datasheet



HD74LV2GT125A Pinout, Pinouts
HD74LV2GT125A pinout,Pin out
This is one package pinout of HD74LV2GT125A,If you need more pinouts please download HD74LV2GT125A's pdf datasheet.

HD74LV2GT125A circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

HD74LV2GT125A Pb-Free HD74LV2GT125A Cross Reference HD74LV2GT125A Schematic HD74LV2GT125A Distributor
HD74LV2GT125A Application Notes HD74LV2GT125A RoHS HD74LV2GT125A Circuits HD74LV2GT125A footprint
Hot categories