HEF40161B 4-bit Synchronous Binary Counter With Asynchronous Reset

The HEF40161B is a fully synchronous edge-triggered 4-bit binary Counter with a Clock input (CP), an overriding asynchronous master reset (MR), four parallel data inputs (P0 to P3 ), three synchronous mode control inputs (parallel enable (PE), count enable parallel (CEP) and count enable trickle (CET)), buffered outputs from all four bit positions (O0 to O3 ) and a terminal count output (TC). Operation is fully synchronous (except for the MR input) and occurs on the LOW to HIGH transition of CP. When PE is LOW, the next LOW to HIGH transition of CP loads data into the Counter from P0 to P3 regardless of the levels of CEP and CET inputs. When PE is HIGH, the next LOW to HIGH transition of CP advances the Counter to its next state only if both CEP and CET are HIGH; otherwise, no change occurs in the state of the Counter TC is HIGH when the state of the Counter is 15 (O1 to O3 = HIGH) and when CET is HIGH. A LOW on MR sets all outputs (O0 to O3 and TC) LOW, independent of the state of all other inputs. Multistage synchronous counting is possible without additional components by using a carry look-ahead counting technique; in this case, TC is used to enable successive cascaded stages. CEP, CET and PE must be stable only during the set-up time before the LOW to HIGH transition of CP.
By NXP Semiconductors
HEF40161B 's PackagesHEF40161B 's pdf datasheet



HEF40161B Pinout, Pinouts
HEF40161B pinout,Pin out
This is one package pinout of HEF40161B,If you need more pinouts please download HEF40161B's pdf datasheet.

HEF40161B circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

HEF40161B Pb-Free HEF40161B Cross Reference HEF40161B Schematic HEF40161B Distributor
HEF40161B Application Notes HEF40161B RoHS HEF40161B Circuits HEF40161B footprint
Hot categories