4-bit Up/down Decade Counter - Nxp Semiconductors

The HEF40192B is a 4-bit synchronous up/down decade Counter The Counter has a count-up Clock input (CPU), a count-down Clock input (CPD), an asynchronous parallel load input (PL), four parallel data inputs (P0 to P3), an asynchronous master reset input (MR), four Counter outputs (O0 to O3), an active LOW terminal count-up (carry) output (TCU) and an active LOW terminal count-down (borrow) output (TCD). The Counter outputs change state on the LOW to HIGH transition of either Clock input. However, for correct counting, both Clock inputs cannot be LOW simultaneously. The outputs TCU and TCD are normally HIGH. When the circuit has reached the maximum count state of 9, the next HIGH to LOW transition of CPU will cause TCU to go LOW. TCU will stay LOW until CPU goes HIGH again. Likewise, output TCD will go LOW when the circuit is in the zero state and CPD goes LOW. When PL is LOW, the information on P0 to P3 is asynchronously loaded into the Counter A HIGH on MR resets the Counter independent of all other input conditions. The Counter stages are of a static toggle type Flip-Flop By NXP Semiconductors
HEF40192B 's PackagesHEF40192B 's pdf datasheet



HEF40192B Pinout, Pinouts
HEF40192B pinout,Pin out
This is one package pinout of HEF40192B,If you need more pinouts please download HEF40192B's pdf datasheet.

HEF40192B circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

HEF40192B Pb-Free HEF40192B Cross Reference HEF40192B Schematic HEF40192B Distributor
HEF40192B Application Notes HEF40192B RoHS HEF40192B Circuits HEF40192B footprint
Hot categories