HEF4042B Quadruple D-latch

HEF4042B Quadruple D-latch,The HEF4042B is a 4-bit latch with four data inputs (D0 to D3 ), four buffered latch outputs (O0 to O3 ), four buffered complementary latch outputs (O0 to O3 ) and two common enable inputs (E0 and E1 ). Information on D0 to D3 is transferred to O0 to O3 while both E0 and E1 are in the same state, either HIGH or LOW. O0 to O3 follow D0 to D3 as long as both E0 and E1 remain in the same state. When E0 and E1 are different, D0 to D3 do not affect O0 to O3 and the information in the latch is stored. O0 to O3 are always the complement of O0 to O3 . The exclusive-OR input structure allows the choice of either polarity for E0 and E1 . With one enable input HIGH, the other enable input is active HIGH; with one enable input LOW, the other enable input is active LOW.
By NXP Semiconductors
HEF4042B 's PackagesHEF4042B 's pdf datasheet



HEF4042B Pinout, Pinouts
HEF4042B pinout,Pin out
This is one package pinout of HEF4042B,If you need more pinouts please download HEF4042B's pdf datasheet.

HEF4042B circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

HEF4042B Pb-Free HEF4042B Cross Reference HEF4042B Schematic HEF4042B Distributor
HEF4042B Application Notes HEF4042B RoHS HEF4042B Circuits HEF4042B footprint