HEF4505B LSI 64-bit, 1-bit Per Word Random Access Read/write Memory

HEF4505B LSI 64-bit, 1-bit per word random access read/write memory,The HEF4505B is a 64-bit, 1-bit per word, fully decoded and completely static, random access memory. The memory is strobed for reading or writing only when the strobe input (ST), chip enable inputs (CE1 and CE2 ) are HIGH simultaneously. The output data is available at the data output (DOUT ) only when the memory is strobed, the read/write input (R/W) is HIGH and after the read access time has passed. Note that the three-state output is initially disabled and always goes to the LOW state before data is valid. The output is disabled in the high-impedance OFF-state, when the memory is not strobed or R/W is LOW. R/W may remain HIGH during a read cycle or LOW during a write cycle. The output data has the same polarity as the input data.
By NXP Semiconductors
HEF4505B 's PackagesHEF4505B 's pdf datasheet

HEF4505B Pinout, Pinouts
HEF4505B pinout,Pin out
This is one package pinout of HEF4505B,If you need more pinouts please download HEF4505B's pdf datasheet.

HEF4505B circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

HEF4505B Pb-Free HEF4505B Cross Reference HEF4505B Schematic HEF4505B Distributor
HEF4505B Application Notes HEF4505B RoHS HEF4505B Circuits HEF4505B footprint
Hot categories