Full Bridge Driver With Integrated 0.5A Power FETs For Small 3V, 5V And 12V DC Motors
In the Functional Block Diagram of the HIP4020 the four switches and a load are arranged in an H-Configuration so that the drive voltage from terminals OUTA and OUTB CAN be cross-switched to change the direction of current flow in the load. This is commonly known as 4-quadrant load control. As shown in the Block Diagram, switches Q1 and Q4 are conducting or in an ON state when current flows from VDD through Q1 to the load, and then through Q4 to terminal VSSB; where load terminal OUTA is at a positive potential with respect to OUTB. Switches Q1 and Q4 are operated synchronously by the control Logic The control Logic switches Q3 and Q2 to an open or OFF state when Q1 and Q4 are switched ON. To reverse the current flow in the load, the Switch states are reversed where Q1 and Q4 are OFF while Q2 and Q3 are ON. Consequently, current then flows from VDD through Q3, through the load, and through Q2 to terminal VSSA, and load terminal OUTB is then at a positive potential with respect to OUTA.
Terminals ENA and ENB are ENABLE Inputs for the Logic A and B Input Controls. The ILF output is an Over-Current Limit Fault Flag Output and indicates a fault condition for either Output A or B or both. The VDD and VSS are the Power Supply reference terminals for the A and B Control Logic Inputs and ILF Output. While the VDD positive power supply terminal is internally connected to each bridge driver, the VSSA and VSSB Power Supply terminals are separate and independent from VSS and may be more negative than the VSS ground reference terminal. The use of Level Shifters in the Gate drive circuitry to the NMOS (low-side) output stages allows controlled level shifting of the output drive relative to ground.
By Intersil Corporation
|HIP4020 Pb-Free||HIP4020 Cross Reference||HIP4020 Schematic||HIP4020 Distributor|
|HIP4020 Application Notes||HIP4020 RoHS||HIP4020 Circuits||HIP4020 footprint|