2048-word X 9-bit Cmos Parallel In-out Fifo Memory

The HM63921 is a first-in, first-out memory that utilizes a high performance static RAM array with internal algorithm that controls, monitors and declares status of the memory by empty flag, full flag and half-full flag, to prevent data overflow or underflow. Expansion Logic warrants unlimited expansion capability in width and depth. Both read and write are independent from each other and their corresponding pointers are designed to select the proper locations out of the entire array serially without address information to load or unload data. Data is toggled in and out of the device through the use of the write enable (W) and read enable (R) pins. The device has a read/write cycle time of 30/35/45 ns. Organization of HM63921 provides a 9-bit data bus. The ninth bit could be used for control or parity for error checking at the option of the user. The HM63921 is fabricated using the Hitachi CMOS 1.3 micron technology. The device is available in DIP and SOJ. By Unkown
HM63921 's PackagesHM63921 's pdf datasheet
HM63921P-20R
HM63921P-25
HM63921P-35
HM63921JP-20R
HM63921JP-25
HM63921JP-35




HM63921 Pinout, Pinouts
HM63921 pinout,Pin out
This is one package pinout of HM63921,If you need more pinouts please download HM63921's pdf datasheet.

HM63921 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

HM63921 Pb-Free HM63921 Cross Reference HM63921 Schematic HM63921 Distributor
HM63921 Application Notes HM63921 RoHS HM63921 Circuits HM63921 footprint
Hot categories