Programmable Data Buffer
The HSP9501 is a 10-Bit wide programmable data Buffer designed for use in high speed digital systems. Two different modes of operation CAN be selected through the use of the MODSEL input. In the delay mode, a programmable data pipeline is created which CAN provide 2 to 1281 Clock cycles of delay between the input and output data. In the data recirculate mode, the output data path is internally routed back to the input to provide a programmable circular Buffer
The length of the Buffer or amount of delay is programmed through the use of the 11-bit Length Control Input Port (LC0-10) and the Length Control Enable (LCEN). An 11-bit value is applied to the LC0-10 inputs, LCEN is asserted, and the next selected Clock edge loads the new count value into the Length Control Register The delay path of the HSP9501 consists of two Registers with a programmable delay RAM between them, therefore, the value programmed into the Length Control Register is the desired length - 2. The range of values which CAN be programmed into the Length Control Register are from 0 to 1279, which in turn results in an overall range of programmable delays from 2 to 1281.
Clock select Logic is provided to allow the use of a positive or negative edge system Clock as the CLK input to the HSP9501. The active edge of the CLK input is controlled through the use of the CLKSEL input. All synchronous Timing (i.e., data setup, hold, and output delays) are relative to the Clock edge selected by CLKSEL. An additional Clock enable input (CLKEN) provides a means of disabling the internal Clock and holding the existing contents temporarily. All outputs of the HSP9501 are three-state outputs to allow direct interfacing to system or multi-use buses.
The HSP9501 is recommended for digital Video processing or any applications which require a programmable delay or circular data Buffer
By Intersil Corporation
|HSP9501JC-2596||Intersil Corporation||10-BIT, DSP-PIPELINE REGISTER, PQCC44|
|HSP9501JC-30||Intersil Corporation||10-BIT, DSP-PIPELINE REGISTER, PQCC44|
|HSP9501JC-3296||Intersil Corporation||10-BIT, DSP-PIPELINE REGISTER, PQCC44|
|HSP9501JC-32||Intersil Corporation||Programmable Data Buffer; PLCC44; Temp Range: 0° to 70°|
|HSP9501JC-25||Intersil Corporation||10-BIT, DSP-PIPELINE REGISTER, PQCC44|
|HSP9501 Pb-Free||HSP9501 Cross Reference||HSP9501 Schematic||HSP9501 Distributor|
|HSP9501 Application Notes||HSP9501 RoHS||HSP9501 Circuits||HSP9501 footprint|