128 Mbit Double Data Rate SDRAM

The 128 Mbit Double Data Rate SDRAM is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits. It is internally configured as a quad-bank DRAM The 128 Mbit Double Data Rate SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n prefetch architecture with an Interface designed to transfer two data words per Clock cycle at the I/O pins. A single read or write access for the 128 Mbit Double Data Rate SDRAM effectively consists of a single 2n-bit wide, one Clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins. By Infineon Technologies Corporation
HYB25D128160CT 's PackagesHYB25D128160CT 's pdf datasheet



HYB25D128160CT Pinout will be updated soon..., now you can download the pdf datasheet to check the pinouts !
HYB25D128160CT circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

HYB25D128160CT Pb-Free HYB25D128160CT Cross Reference HYB25D128160CT Schematic HYB25D128160CT Distributor
HYB25D128160CT Application Notes HYB25D128160CT RoHS HYB25D128160CT Circuits HYB25D128160CT footprint
Hot categories