128 Mbit Ddr Sgram - Infineon Technologies Ag

The Infineon 128Mbit DDR SGRAM is a ultra high performance graphics memory device, designed to meet all requirements for high bandwidth intensive applications like PC graphics systems. The 128Mbit DDR SGRAM uses a double-data-rate DRAM architecture organized as 4 banks 4096 rows 256 columns 32 bits. The double-data-rate architecture is essentially a 2n prefetch architecture, with an Interface designed to transfer two data words per Clock cycle at the I/O pins. A single Read or Write access to the DDR SGRAM consists of a single 64-bit wide, one Clock cycle data transfer at the internal DRAM core and two corresponding 32-bit wide, one-half Clock cycle data transfers at the I/O pins. The result is a data rate of 666 Mbits / sec per pin. The external data Interface is 32 bit wide and achieves at 333 MHz system Clock a peak bandwidth of 2.66 Gigabytes/sec. By Infineon Technologies Corporation
HYB25D128323C 's PackagesHYB25D128323C 's pdf datasheet



HYB25D128323C Pinout will be updated soon..., now you can download the pdf datasheet to check the pinouts !
HYB25D128323C circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

HYB25D128323C Pb-Free HYB25D128323C Cross Reference HYB25D128323C Schematic HYB25D128323C Distributor
HYB25D128323C Application Notes HYB25D128323C RoHS HYB25D128323C Circuits HYB25D128323C footprint
Hot categories