128 Mbit Double Data Rate SDRAM

The 128Mb DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 1,073,741,824 bits. It is internally configured as a quad-bank DRAM The 128Mb DDR SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n prefetch architecture with an Interface designed to transfer two data words per Clock cycle at the I/O pins. A single read or write access for the 128Mb DDR SDRAM effectively consists of a single 2n-bit wide, one Clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half- clock-cycle data transfers at the I/O pins By Infineon Technologies Corporation
HYB25D128400AT 's PackagesHYB25D128400AT 's pdf datasheet



HYB25D128400AT Pinout will be updated soon..., now you can download the pdf datasheet to check the pinouts !
HYB25D128400AT circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

HYB25D128400AT Pb-Free HYB25D128400AT Cross Reference HYB25D128400AT Schematic HYB25D128400AT Distributor
HYB25D128400AT Application Notes HYB25D128400AT RoHS HYB25D128400AT Circuits HYB25D128400AT footprint
Hot categories