256 Mbit Double Data Rate Sdram - Infineon Technologies Ag

The 256Mb DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits. It is internally configured as a quad-bank DRAM The 256Mb DDR SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n prefetch architecture with an Interface designed to transfer two data words per Clock cycle at the I/O pins. A single read or write access for the 256Mb DDR SDRAM effectively consists of a single 2n-bit wide, one Clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half- clock-cycle data transfers at the I/O pins. By Infineon Technologies Corporation
HYB25D256400B 's PackagesHYB25D256400B 's pdf datasheet



HYB25D256400B Pinout will be updated soon..., now you can download the pdf datasheet to check the pinouts !
HYB25D256400B circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

HYB25D256400B Pb-Free HYB25D256400B Cross Reference HYB25D256400B Schematic HYB25D256400B Distributor
HYB25D256400B Application Notes HYB25D256400B RoHS HYB25D256400B Circuits HYB25D256400B footprint
Hot categories