512Mbit Double Data Rate SDRAM

The 512Mbit Double Data Rate SDRAM is a high-speed CMOS, dynamic random-access memory containing 536,870,912 bits. It is internally configured as a quad-bank DRAM The 512Mbit Double Data Rate SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n prefetch architecture with an Interface designed to transfer two data words per Clock cycle at the I/O pins. A single read or write access for the 512Mbit Double Data Rate SDRAM effectively consists of a single 2n-bit wide, one Clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins. By Infineon Technologies Corporation
HYB25D512400AT 's PackagesHYB25D512400AT 's pdf datasheet

HYB25D512400AT Pinout, Pinouts
HYB25D512400AT pinout,Pin out
This is one package pinout of HYB25D512400AT,If you need more pinouts please download HYB25D512400AT's pdf datasheet.

HYB25D512400AT circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

HYB25D512400AT Pb-Free HYB25D512400AT Cross Reference HYB25D512400AT Schematic HYB25D512400AT Distributor
HYB25D512400AT Application Notes HYB25D512400AT RoHS HYB25D512400AT Circuits HYB25D512400AT footprint
Hot categories