512-Mbit Double-Data-Rate SDRAM

The 512-Mbit Double-Data-Rate SDRAM HYB25D512400D is a high-speed CMOS, dynamic random-access memory containing 536, 870, 912 bits. It is internally configured as a quad-bank DRAM The 512-Mbit Double-Data-Rate SDRAM uses a double- data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n prefetch architecture with an Interface designed to transfer two data words per Clock cycle at the I/O pins. A single read or write access for the 512-Mbit Double-Data-Rate SDRAM effectively consists of a single 2n-bit wide, one Clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins. By Qimonda
HYB25D512400D 's PackagesHYB25D512400D 's pdf datasheet



HYB25D512400D Pinout, Pinouts
HYB25D512400D pinout,Pin out
This is one package pinout of HYB25D512400D,If you need more pinouts please download HYB25D512400D's pdf datasheet.

HYB25D512400D circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

HYB25D512400D Pb-Free HYB25D512400D Cross Reference HYB25D512400D Schematic HYB25D512400D Distributor
HYB25D512400D Application Notes HYB25D512400D RoHS HYB25D512400D Circuits HYB25D512400D footprint
Hot categories