Programmable Timing Control Hub™ For P4™ ProcessorThe ICS953401 is a two chip Clock solution for desktop designs using SIS 656/662 style chipsets. When used with a zero
delay Buffer such as the ICS9P931 for DDR applications it provides all the necessary Clocks signals for such a system.
Output Features:
2 - Pairs of differential CPUCLKs (differential current mode)
1 - Pair of differential SRCCLK (differential current
mode)
5 - Pairs of differential PCI-Express Clocks
8 - PCI @ 3.3V, 2 free-running
2 - ZCLKs @ 3.3V
1- 12/48MHZ @ 3.3V selectable by I2C
1- 24/48MHz, @ 3.3V selectable by I2C
3 - REF @ 3.3V, 14.318MHz. By Integrated Device Technology
|
|
ICS953401 Pb-Free | ICS953401 Cross Reference | ICS953401 Schematic | ICS953401 Distributor |
ICS953401 Application Notes | ICS953401 RoHS | ICS953401 Circuits | ICS953401 footprint |