Frequency Generator For P4TM CPU, PCI-Express* & Fully Buffered DIMM Clocks

ICS9FG1201 follows the Intel DB1200G Differential Buffer Specification. This Buffer provides 12 output Clocks for CPU Host Bus, PCI Express, or Fully Buffered DIMM applications. The outputs are configured with two groups. Both groups (DIF 9:0) and (DIF 11:10) CAN be equal to or have a gear ratio to the input Clock A differential CPU Clock from a CK410 or CK410B main Clock Generator such as the ICS954101 or ICS932S401 drives the ICS9FG1201. ICS9FG1201 CAN provide outputs up to 400MHz. Feature Benefits: Power up default is all outputs in 1:1 mode DIF_(9:0) CAN be gear-shifted from the input CPU Host Clock DIF_(11:10) CAN be gear-shifted from the input CPU Host Clock Spread spectrum compatible Supports output Clock frequencies up to 400 MHz 8 Selectable SMBus addresses SMBus address determines PLL or Bypass mode By Integrated Device Technology
ICS9FG1201 's PackagesICS9FG1201 's pdf datasheet
ICS9FG1201CFLF SSOP
ICS9FG1201CFLFT SSOP
ICS9FG1201CGLF TSSOP
ICS9FG1201CGLFT TSSOP
ICS9FG1201HFLF SSOP
ICS9FG1201HFLFT SSOP
ICS9FG1201HGLF TSSOP
ICS9FG1201HGLFT TSSOP




ICS9FG1201 Pinout, Pinouts
ICS9FG1201 pinout,Pin out
This is one package pinout of ICS9FG1201,If you need more pinouts please download ICS9FG1201's pdf datasheet.

ICS9FG1201 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

ICS9FG1201 Pb-Free ICS9FG1201 Cross Reference ICS9FG1201 Schematic ICS9FG1201 Distributor
ICS9FG1201 Application Notes ICS9FG1201 RoHS ICS9FG1201 Circuits ICS9FG1201 footprint