2.5V LVDS 1:10 Glitchless Clock Buffer Terabuffer II

The IDT5T93GL101 2.5V differential Clock Buffer is a user-selectable differential input to ten LVDs outputs . The fanout from a differential input to ten LVDs outputs reduces loading on the preceding driver and provides an efficient Clock Distribution network. The IDT5T93GL101 CAN act as a translator from a differential HSTL, eHSTL, LVEPECL (2.5V), LVPECL (3.3V), CML, or LVDs input to LVDs outputs. A single-ended 3.3V / 2.5V LVTTL input CAN also be used to translate to LVDs outputs. The redundant input capability allows for a glitchless change-over from a primary Clock source to a secondary Clock source. Selectable inputs are controlled by SEL. During the switchover, the output will disable low for up to three Clock cycles of the previously-selected input Clock The outputs will remain low for up to three Clock cycles of the newly- selected Clock after which the outputs will start from the newly-selected input. A FSEL pin has been implemented to control the switchover in cases where a Clock source is absent or is driven to DC levels below the minimum specifications. By Integrated Device Technology
IDT5T93GL101 's PackagesIDT5T93GL101 's pdf datasheet
IDT5T93GL101PFGI TQFP
IDT5T93GL101PFGI8 TQFP
IDT5T93GL101PFI TQFP
IDT5T93GL101PFI8 TQFP




IDT5T93GL101 Pinout, Pinouts
IDT5T93GL101 pinout,Pin out
This is one package pinout of IDT5T93GL101,If you need more pinouts please download IDT5T93GL101's pdf datasheet.

IDT5T93GL101 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

IDT5T93GL101 Pb-Free IDT5T93GL101 Cross Reference IDT5T93GL101 Schematic IDT5T93GL101 Distributor
IDT5T93GL101 Application Notes IDT5T93GL101 RoHS IDT5T93GL101 Circuits IDT5T93GL101 footprint