512 X 36 SyncFIFO, 3.3VThe IDT72V3631 IDT72V3641 IDT72V3651 are pin and functionally compatible
versons of the IDT72V3631 IDT72V3641 IDT72V3651 designed to run off a 3.3V supply
for exceptionally low-power consumption. These devices are monolithic high-
speed, low-power, CMOS clocked FIFO memory. It supports Clock frequencies
up to 67 MHz and has read access times as fast as 10ns. The 512/1,024/2,048
x 36 dual-port SRAM FIFO Buffers data from port A to Port B. The FIFO memory
has retransmit capability, which allows previously read data to be accessed
again. The FIFO operates in First Word Fall Through mode and has flags to
indicate empty and full conditions and conditions and two programmable flags
(Almost-Full and Almost-Empty) to indicate when a selected number of words
is stored in memory. Communication between each port may take place with By Integrated Device Technology
|
|
IDT72V3631 Pb-Free | IDT72V3631 Cross Reference | IDT72V3631 Schematic | IDT72V3631 Distributor |
IDT72V3631 Application Notes | IDT72V3631 RoHS | IDT72V3631 Circuits | IDT72V3631 footprint |