18-Bit Registered TransceiverThe FCT16501T 18-bit registered transceivers are built using advanced
dual metal CMOS technology. These high-speed, low-power 18-bit registered
Bus Transceivers combine D-type Latches and D-type Flip-Flops to allow data flow
in transparent, latched and clocked modes. Data flow in each direction is
controlled by output-enable (OEAB and OEBA), latch enable (LEAB and LEBA)
and Clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device
operates in transparent mode when LEAB is high. When LEAB is low, the A data
is latched if CLKAB is held at a high or low Logic level. If LEAB is low, the A bus
data is stored in the latch Flip-Flop on the low-to-high transition of CLKAB. OEAB
is the output enable for the B port. Data flow from the B port to the A port is similar
but requires using OEBA, LEBA and CLKBA. Flow-through organization of
signal pins simplifies layout. All inputs are designed with hysteresis for improved
noise margin. By Integrated Device Technology
|
|
IDT74FCT16501T Pb-Free | IDT74FCT16501T Cross Reference | IDT74FCT16501T Schematic | IDT74FCT16501T Distributor |
IDT74FCT16501T Application Notes | IDT74FCT16501T RoHS | IDT74FCT16501T Circuits | IDT74FCT16501T footprint |