In-System Programmable SuperFAST™ High Density PLDIn-System Programmable
SuperFAST High Density PLD , ISPLSI2032E ispLSI 2000E Data Sheets The ISPLSI2032E is a High Density Programmable Logic
Device. The device contains 32 Registers 32 Universal
I/O pins, two Dedicated Input Pins, three Dedicated
Clock Input Pins, one dedicated Global OE input pin and
a Global Routing Pool (GRP). The GRP provides com-
plete interconnectivity between all of these elements.
The ISPLSI2032E features 5V in-system programmabil-
ity and in-system diagnostic capabilities. The ISPLSI2032E offers non-volatile reprogrammability of the Logic
as well as the interconnect to provide truly reconfigurable
systems.
The basic unit of Logic on the ISPLSI2032E device is the
Generic Logic Block (GLB). The GLBs are labeled A0, A1
.. A7 (see Figure 1). There are a total of eight GLBs in the
ISPLSI2032E device. Each GLB is made up of four
macrocells. Each GLB has 18 inputs, a programmable
AND/OR/Exclusive OR array, and four outputs which CAN
be configured to be either combinatorial or registered.
Inputs to the GLB come from the GRP and dedicated
inputs. All of the GLB outputs are brought back into the
GRP so that they CAN be connected to the inputs of any
GLB on the device. By Lattice Semiconductor Corp.
|
|
ISPLSI2032E Pb-Free | ISPLSI2032E Cross Reference | ISPLSI2032E Schematic | ISPLSI2032E Distributor |
ISPLSI2032E Application Notes | ISPLSI2032E RoHS | ISPLSI2032E Circuits | ISPLSI2032E footprint |