In-System Programmable High Density PLD

The ISPLSI3256E is a High Density Programmable Logic Device containing 512 Registers 256 Universal I/O pins, five Dedicated Clock Input Pins, 16 Output Routing Pools (ORP) and a Global Routing Pool (GRP) which allows complete inter-connectivity between all of these ele- ments. The ISPLSI3256E features 5V in-system programmability and in-system diagnostic capabilities. The ISPLSI3256E offers non-volatile reprogrammability of the Logic as well as the interconnect to provide truly reconfigurable systems. The basic unit of Logic on the ISPLSI3256E device is the Twin Generic Logic Block (Twin GLB) labelled A0, A1...H3. There are a total of 32 Twin GLBs in the ISPLSI3256E device. Each Twin GLB has 24 inputs, a programmable AND array and two OR/Exclusive-OR Arrays and eight outputs which CAN be configured to be either combinato- rial or registered. All Twin GLB inputs come from the GRP. By Lattice Semiconductor Corp.
ISPLSI3256E 's PackagesISPLSI3256E 's pdf datasheet

ISPLSI3256E Pinout, Pinouts
ISPLSI3256E pinout,Pin out
This is one package pinout of ISPLSI3256E,If you need more pinouts please download ISPLSI3256E's pdf datasheet.

ISPLSI3256E circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

ISPLSI3256E Pb-Free ISPLSI3256E Cross Reference ISPLSI3256E Schematic ISPLSI3256E Distributor
ISPLSI3256E Application Notes ISPLSI3256E RoHS ISPLSI3256E Circuits ISPLSI3256E footprint
Hot categories