256Mb J-die DDR SDRAM Specification

256Mb J-die DDR SDRAM K4H560438J K4H560838J K4H561638J Specification ,, Double-data-rate architecture; two data transfers per Clock cycle , Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) , Four banks operation , Differential Clock inputs(CK and CK) , DLL aligns DQ and DQS transition with CK transition , MRS cycle with address key programs -. Read latency : DDR266(2, 2.5 Clock), DDR333(2.5 Clock), DDR400(3 Clock) -. Burst length (2, 4, 8) -. Burst type (sequential & interleave) , All inputs except data & DM are sampled at the positive going edge of the system clock(CK) , Data I/O transactions on both edges of data strobe , Edge aligned data output, center aligned data input By Samsung Semiconductor, Inc.
K4H560438J 's PackagesK4H560438J 's pdf datasheet

K4H560438J Pinout will be updated soon..., now you can download the pdf datasheet to check the pinouts !
K4H560438J Application circuits
K4H560438J circuits
This is one application circuit of K4H560438J,If you need more circuits,please download K4H560438J's pdf datasheet.

Related Electronics Part Number

Related Keywords:

K4H560438J Pb-Free K4H560438J Cross Reference K4H560438J Schematic K4H560438J Distributor
K4H560438J Application Notes K4H560438J RoHS K4H560438J Circuits K4H560438J footprint
Hot categories