256Mb H-die DDR SDRAM Specification

256Mb H-die DDR SDRAM K4H560438H K4H560838H K4H561638H Specification ,, Double-data-rate architecture; two data transfers per Clock cycle , Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) , Four banks operation , Differential Clock inputs(CK and CK) , DLL aligns DQ and DQS transition with CK transition , MRS cycle with address key programs -. Read latency : DDR333(2.5 Clock), DDR400(3 Clock) -. Burst length (2, 4, 8) -. Burst type (sequential & interleave) , All inputs except data & DM are sampled at the positive going edge of the system clock(CK) , Data I/O transactions on both edges of data strobe , Edge aligned data output, center aligned data input , LDM,UDM for write masking only (x16) , DM for write masking only (x4, x8) , Auto & Self refresh , 7.8us refresh interval(8K/64ms refresh) , Maximum burst refresh cycle : 8 , 60Ball FBGA Pb-Free package By Samsung Semiconductor, Inc.
K4H560838H 's PackagesK4H560838H 's pdf datasheet
K4H560838H-UCB3 FBGA
K4H560838H-UCCC FBGA
K4H560838H-W200 FBGA




K4H560838H Pinout will be updated soon..., now you can download the pdf datasheet to check the pinouts !
K4H560838H circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

K4H560838H Pb-Free K4H560838H Cross Reference K4H560838H Schematic K4H560838H Distributor
K4H560838H Application Notes K4H560838H RoHS K4H560838H Circuits K4H560838H footprint
Hot categories