256Mbit GDDR2 SDRAM

The 256Mb gDDR2 SDRAM K4N56163QI chip is organized as 4Mbit x 16 I/O x 4banks banks device. This synchronous device achieve high speed graphic double-data-rate transfer rates of up to 500MHz for general applications. The chip is designed to comply with the following key gDDR2 SDRAM features such as posted CAS with additive latency, write latency = read latency - 1, Off-Chip Driver(OCD) impedance adjustment and On Die Termination. All of the control and address inputs are synchronized with a pair of externally supplied differential Clocks Inputs are latched at the cross point of differential Clocks (CK rising and CK falling). All I/Os are synchronized with a pair of bidi- rectional strobes (DQS and DQS) in a source synchronous fashion. A thirteen bit address bus is used to convey row, column, and bank address information in a RAS/CAS multiplexing style. For example, 256Mb(x16) device receive 13/9/2 addressing. The 256Mb gDDR2 devices are available in 84ball FBGAs(x16). By Samsung Semiconductor, Inc.
K4N56163QI 's PackagesK4N56163QI 's pdf datasheet
K4N56163QI-GC250 FBGA
K4N56163QI-GC25T FBGA
K4N56163QI-ZC200 FBGA
K4N56163QI-ZC220 FBGA
K4N56163QI-ZC250 FBGA
K4N56163QI-ZC25T FBGA
K4N56163QI-ZC2A0 FBGA
K4N56163QI-ZC20
K4N56163QI-ZC22
K4N56163QI-ZC25
K4N56163QI-ZC2A




K4N56163QI Pinout, Pinouts
K4N56163QI pinout,Pin out
This is one package pinout of K4N56163QI,If you need more pinouts please download K4N56163QI's pdf datasheet.

K4N56163QI circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

K4N56163QI Pb-Free K4N56163QI Cross Reference K4N56163QI Schematic K4N56163QI Distributor
K4N56163QI Application Notes K4N56163QI RoHS K4N56163QI Circuits K4N56163QI footprint