512Mb E-die DDR2 SDRAM Specification

The 512Mb DDR2 SDRAM K4T51043QE K4T51083QE K4T51163QE is organized as a 32Mbit x 4 I/Os x 4 banks, 16Mbit x 8 I/Os x 4banks or 8Mbit x 16 I/Os x 4 banks device. This synchronous device achieves high speed double- data-rate transfer rates of up to 800Mb/sec/pin (DDR2-800) for general applications. The chip is designed to comply with the following key DDR2 SDRAM features such as posted CAS with additive latency, write latency = read latency -1, Off-Chip Driver(OCD) impedance adjustment and On Die Termination. All of the control and address inputs are synchronized with a pair of externally supplied differential Clocks Inputs are latched at the crosspoint of differential Clocks (CK rising and CK falling). All I/Os are synchronized with a pair of bidirectional strobes (DQS and DQS) in a source synchronous fashion. The address bus is used to convey row, column, and bank address information in a RAS/ CAS multiplexing style. For example, 512Mb(x4) device receive 14/11/2 addressing. By Samsung Semiconductor, Inc.
K4T51043QE 's PackagesK4T51043QE 's pdf datasheet

K4T51043QE Pinout will be updated soon..., now you can download the pdf datasheet to check the pinouts !
K4T51043QE circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

K4T51043QE Pb-Free K4T51043QE Cross Reference K4T51043QE Schematic K4T51043QE Distributor
K4T51043QE Application Notes K4T51043QE RoHS K4T51043QE Circuits K4T51043QE footprint
Hot categories