12 X 12-bit Parallel Multiplier

The LMU112 is a high-speed, low power 12-bit parallel multiplier built using advanced CMOS technology. The LMU112 is pin and functionally compatible with Fairchildss MPY112K. The A and B input operands are loaded into their respective Registers on the rising edge of the separate Clock inputs (CLK A and CLK B). Twos complement or unsigned magnitude operands are accommo- dated via the operand control bit (TC) which is loaded along with the B operands. The operands are specified to be in twos complement format when TC is asserted and unsigned magnitude when TC is deasserted. Mixed mode operation is not allowed. By LOGIC Devices Incorporated
LMU112 's PackagesLMU112 's pdf datasheet
LMU112PC50
LMU112PC25
LMU112JC50
LMU112JC25




LMU112 Pinout, Pinouts
LMU112 pinout,Pin out
This is one package pinout of LMU112,If you need more pinouts please download LMU112's pdf datasheet.

LMU112 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

LMU112 Pb-Free LMU112 Cross Reference LMU112 Schematic LMU112 Distributor
LMU112 Application Notes LMU112 RoHS LMU112 Circuits LMU112 footprint