128m Synchronous Dram Electric Semiconductor

M2V28S20ATP is organized as 4-bank x 8,388,608-word x 4-bit Synchronous DRAM with LVTTL Interface and M2V28S30ATP is organized as 4-bank x 4,194,304-word x 8-bit and M2V28S40ATP is organized as 4-bank x 2,097,152-word x 16-bit. All inputs and outputs are referenced to the rising edge of CLK. M2V28S20ATP M2V28S30ATP M2V28S40ATP achieves very high speed data rates up to 133MHz, and is suitable for main memory or graphic memory in computer systems. By Mitsumi Electronics, Corp.
M2V28S30ATP-7 's PackagesM2V28S30ATP-7 's pdf datasheet
M2V28S30ATP
M2V28S40ATP
M2V28S20ATP




M2V28S30ATP-7 Pinout, Pinouts
M2V28S30ATP-7 pinout,Pin out
This is one package pinout of M2V28S30ATP-7,If you need more pinouts please download M2V28S30ATP-7's pdf datasheet.

M2V28S30ATP-7 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

M2V28S30ATP-7 Pb-Free M2V28S30ATP-7 Cross Reference M2V28S30ATP-7 Schematic M2V28S30ATP-7 Distributor
M2V28S30ATP-7 Application Notes M2V28S30ATP-7 RoHS M2V28S30ATP-7 Circuits M2V28S30ATP-7 footprint