1 MBIT (128K X8) 5.0V ASYNCHRONOUS SRAM

The M68AF127B is a 1Mbit (1,048,576 bit) CMOS SRAM organized as 131,072 words by 8 bits. The device features fully static operation requiring no external Clocks or Timing strobes, with equal ad- dress access and cycle times. It requires a single 4.5 to 5.5V supply. By STMicroelectronics