MAX3620 Delay Lines For High-Speed Clock Distribution SystemsThe MAX3620 series is a family of high-performance
passive Delay Lines for use in QDR/QDRII synchronous
memory systems. These Delay Lines support high-speed
transceiver Logic (HSTL) source terminated transmission
with an unterminated load at the receiver, and deliver
accurate delays of 0.75ns, 1.00ns, 1.25ns, and 1.50ns
for the generation of the quarter Clock phase. The
MAX3620 is offered in a small 3mm x 3mm package
which contains two Delay Lines of equal length that CAN
be driven either differentially or single-endedly.
By Maxim Integrated Products |
|
|
| MAX3620 Pb-Free | MAX3620 Cross Reference | MAX3620 Schematic | MAX3620 Distributor |
| MAX3620 Application Notes | MAX3620 RoHS | MAX3620 Circuits | MAX3620 footprint |
Add Datasheet to Frame-It
