MAX3882 2.488Gbps/2.67Gbps 1:4 Demultiplexer With Clock And Data Recovery And Limiting Amplifier

The MAX3882 is a deserializer combined with Clock and Data Recovery and Limiting Amplifier ideal for converting 2.488Gbps/2.67Gbps serial data to 4-bit-wide, 622Mbps/667Mbps parallel data for SDH SONET applications. The device accepts serial NRZ input data as low as 10mVP-P of 2.488Gbps/2.67Gbps and generates four parallel LVDs data outputs at 622Mbps/667Mbps. Included is an additional high-speed serial data input for system loopback diagnostic testing. For data acquisition, the MAX3882 does not require an external reference Clock However, if needed, the loopback input CAN be connected to an external reference Clock of 155MHz/167MHz or 622MHz/667MHz to maintain a valid Clock output in the absence of input data transitions. Additionally, a TTL-compatible loss-of-lock output is provided. The device provides a vertical threshold adjustment to compensate for optical noise generated by EDFAs in WDM transmission systems. The MAX3882 operates from a single +3.3V supply and consumes 610mW. The MAX3882A operates at 2.488Gbps only.
The MAX3882 's jitter performance exceeds all SDH SONET specifications. The device is available in a 6mm x 6mm 36-pin QFN package.
By Maxim Integrated Products
MAX3882 's PackagesMAX3882 's pdf datasheet

MAX3882 Pinout, Pinouts
MAX3882 pinout,Pin out
This is one package pinout of MAX3882,If you need more pinouts please download MAX3882's pdf datasheet.

MAX3882 Application circuits
MAX3882 circuits
This is one application circuit of MAX3882,If you need more circuits,please download MAX3882's pdf datasheet.

Related Electronics Part Number

Related Keywords:

MAX3882 Pb-Free MAX3882 Cross Reference MAX3882 Schematic MAX3882 Distributor
MAX3882 Application Notes MAX3882 RoHS MAX3882 Circuits MAX3882 footprint