2.488Gbps 1:4 Demultiplexer With Clock And Data Recovery And Limiting Amplifier

The MAX3882A is a deserializer combined with Clock and Data Recovery and Limiting Amplifier ideal for converting 2.488Gbps serial data to 4-bit-wide, 622Mbps parallel data for SDH SONET applications. The device accepts serial NRZ input data as low as 10mVP-P of 2.488Gbps and generates four parallel LVDs data outputs at 622Mbps. Included is an additional high-speed serial data input for system loopback diagnostic testing. For data acquisition, the MAX3882A does not require an external reference Clock However, if needed, the loopback input CAN be connected to an external reference Clock of 155MHz or 622MHz to maintain a valid Clock output in the absence of input data transitions. Additionally, a TTL-compatible loss-of-lock output is provided. The device provides a vertical threshold adjustment to compensate for optical noise generated by EDFAs in WDM transmission systems. The MAX3882A operates from a single +3.3V supply and consumes 610mW. By Maxim Integrated Products
MAX3882A 's PackagesMAX3882A 's pdf datasheet

MAX3882A pdf datasheet download

MAX3882A Pinout, Pinouts
MAX3882A pinout,Pin out
This is one package pinout of MAX3882A,If you need more pinouts please download MAX3882A's pdf datasheet.

MAX3882A Application circuits
MAX3882A circuits
This is one application circuit of MAX3882A,If you need more circuits,please download MAX3882A's pdf datasheet.

Related Electronics Part Number

Related Keywords:

MAX3882A Pb-Free MAX3882A Cross Reference MAX3882A Schematic MAX3882A Distributor
MAX3882A Application Notes MAX3882A RoHS MAX3882A Circuits MAX3882A footprint