2.5V 1:5 Dual Differential LVDS Clock Driver

The MC100EP210S is a low skew 1-to-5 dual differential driver, designed with LVDs Clock Distribution in mind. The LVDs or LVPECL input signals are differential and the signal is fanned out to five identical differential LVDs outputs. The EP210S specifically guarantees low output-to-output skew. Optimal design, layout, and processing minimize skew within a device and from device to device. Two internal 50-ohm resistors are provided across the inputs. For LVDs inputs, VTA and VTB pins should be unconnected. For LVPECL inputs, VTA and VTB pins should be connected to the VTT (VCC - 2.0 V) supply. Designers CAN take advantage of the EP210S performance to distribute low skew LVDs Clocks across the Backplane or the board. Special considerations are required for differential inputs under No Signal conditions to prevent instability.
By ON Semiconductor
MC100EP210S 's PackagesMC100EP210S 's pdf datasheet
MC100EP210SFAG QFP
MC100EP210SFAR2G QFP
MC100EP210SMNG QFN
MC100EP210SMNR4G
MC100EP210SFA
MC100EP210SFAR2




MC100EP210S Pinout, Pinouts
MC100EP210S pinout,Pin out
This is one package pinout of MC100EP210S,If you need more pinouts please download MC100EP210S's pdf datasheet.

MC100EP210S circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

MC100EP210S Pb-Free MC100EP210S Cross Reference MC100EP210S Schematic MC100EP210S Distributor
MC100EP210S Application Notes MC100EP210S RoHS MC100EP210S Circuits MC100EP210S footprint