256kb And 512kb Burstram Secondary Cache Module For Pentium , IncThe MCM72BA32SG and MCM72BA64SG are designed to provide a burst-
able, high performance, 256K/512K L2 cache for the Pentium Microprocessor
The modules are configured as 32K x 72 and 64K x 72 bits in a 136 pin dual read-
out single inline memory module (DIMM). The module uses four of Motorolas
MCM67B518 or MCM67B618 BiCMOS BurstRAMs.
Bursts CAN be initiated with either address status processor (ADSP) or address
status controller (ADSC). Subsequent burst addresses are generated internal to
the BurstRAM by the burst advance (ADV) input pin.
Write cycles are internally self timed and are initiated by the rising edge of the
Clock (K) input. Eight write enables are provided for byte write control.
The cache family is designed to Interface with popular Pentium cache control-
lers with on board TAG.
PD0 PD2 are reserved for density and speed identification. By Freescale Semiconductor, Inc
|
|
MCM72BA32 Pb-Free | MCM72BA32 Cross Reference | MCM72BA32 Schematic | MCM72BA32 Distributor |
MCM72BA32 Application Notes | MCM72BA32 RoHS | MCM72BA32 Circuits | MCM72BA32 footprint |