SYNCHRONOUS DRAM

The 512Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 536,870,912 bits. It is internally configured as a quad-bank DRAM with a syn- chronous Interface (all signals are registered on the posi- tive edge of the Clock signal, CLK). Each of the x4s 134,217,728-bit banks is organized as 8,192 rows by 4,096 columns by 4 bits. Each of the x8s 134,217,728-bit banks is organized as 8,192 rows by 2,048 columns by 8 bits. Each of the x16s 134,217,728-bit banks is organized as 8,192 rows by 1,024 columns by 16 bits. By Micron Semiconductor Products
MT48LC128M4A2 's PackagesMT48LC128M4A2 's pdf datasheet



MT48LC128M4A2 Pinout, Pinouts
MT48LC128M4A2 pinout,Pin out
This is one package pinout of MT48LC128M4A2,If you need more pinouts please download MT48LC128M4A2's pdf datasheet.

MT48LC128M4A2 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

MT48LC128M4A2 Pb-Free MT48LC128M4A2 Cross Reference MT48LC128M4A2 Schematic MT48LC128M4A2 Distributor
MT48LC128M4A2 Application Notes MT48LC128M4A2 RoHS MT48LC128M4A2 Circuits MT48LC128M4A2 footprint
Hot categories