Synchronous Dram Technology

The 256Mb SDRAM MT48LC64M4A2 MT48LC32M8A2 MT48LC16M16A2 is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits. It is internally configured as a quad- bank DRAM with a synchronous Interface (all signals are registered on the positive edge of the Clock signal, CLK). Each of the x4s 67,108,864-bit banks is orga- nized as 8,192 rows by 2,048 columns by 4 bits. Each of the x8s 67,108,864-bit banks is orga- nized as 8,192 rows by 1,024 columns by 8 bits. Each of the x16s 67,108,864-bit banks is organized as 8,192 rows by 512 columns by 16 bits. Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and con- tinue for a programmed number of locations in a pro- grammed sequence. Accesses begin with the registra- tion of an ACTIVE command, which is then followed by a READ or WRITE command. By Micron Semiconductor Products
MT48LC16M16A2 's PackagesMT48LC16M16A2 's pdf datasheet

MT48LC16M16A2 Pinout, Pinouts
MT48LC16M16A2 pinout,Pin out
This is one package pinout of MT48LC16M16A2,If you need more pinouts please download MT48LC16M16A2's pdf datasheet.

MT48LC16M16A2 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

MT48LC16M16A2 Pb-Free MT48LC16M16A2 Cross Reference MT48LC16M16A2 Schematic MT48LC16M16A2 Distributor
MT48LC16M16A2 Application Notes MT48LC16M16A2 RoHS MT48LC16M16A2 Circuits MT48LC16M16A2 footprint