128m [x8/x16] Single 3v Page Mode Flash Memory

The MXIC's MX28F128J3 series Flash use the most ad- vance 2 bits/cell Nbit technology, double the storage ca- pacity of memory cell. The device provide the high den- sity Flash memory solution with reliable performance and most cost-effective. The device organized as by 8 bits or by 16 bits of output bus. The device is packaged in 48-Lead TSOP, 48-Lead RTSOP, 56-Lead TSOP, and 64-ball CSP. It is designed to be reprogrammed and erased in system or in standard EPROM programmers. The device offers fast access time and allowing opera- tion of high-speed Microprocessors without wait states. To eliminate bus contention, the device has separate chip enable (CE0, CE1, CE2) and output enable (OE) con- trols. The device augment EPROM functionality with in- circuit electrical erasure and programming. The device uses a command Register to manage this functionality. The MXIC's Nbit technology reliably stores memory con- tents even after the specific erase and program cycles. The MXIC cell is designed to optimize the erase and program mechanisms by utilizing the dielectric's charac- ter to trap or release charges from ONO layer. The device uses a 2.7V to 3.6V VCC supply to perform the High Reliability Erase and auto Program/Erase algo- rithms. By Unkown
MX28F128J3 's PackagesMX28F128J3 's pdf datasheet

MX28F128J3 Pinout, Pinouts
MX28F128J3 pinout,Pin out
This is one package pinout of MX28F128J3,If you need more pinouts please download MX28F128J3's pdf datasheet.

MX28F128J3 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

MX28F128J3 Pb-Free MX28F128J3 Cross Reference MX28F128J3 Schematic MX28F128J3 Distributor
MX28F128J3 Application Notes MX28F128J3 RoHS MX28F128J3 Circuits MX28F128J3 footprint