PCI-TO-PCI BRI

The TI PCI2030 PCI-to-PCI bridge provides a high-performance connection path between two peripheral component interconnect (PCI) buses. Transactions CAN occur between a master on one PCI bus and a target on another PCI bus. The bridge supports burst-mode transfers to maximize data throughput, and the two bus traffic paths through the bridge act independently. The PCI2030 bridge is compliant with the PCI Local Bus Specification 2.1, and CAN be used to overcome the electrical loading limit of ten devices per PCI bus by creating hierarchical buses. Furthermore, add-in cards requiring multiple PCI devices CAN use the bridge to overcome the electrical loading limit of one PCI device per slot. The PCI2030 bridge is also compliant with the PCI-to-PCI Bridge Specification 1.0, and implements many additional features that make it an ideal solution for bridging two PCI buses. It CAN be configured for subtractive decoding, and negative decoding CAN be disabled on the secondary Interface Two extension windows are also included for special decoding purposes. The serial- and parallel-port addresses CAN also be programmed for positive decoding on the primary Interface The bridge implements many other features, listed above, that add performance and flexibility. An advanced CMOS process is utilized to achieve low system-power consumption while operating at PCI Clock rates up to 33 MHz. By Texas Instruments
PCI2030 's PackagesPCI2030 's pdf datasheet



PCI2030 Pinout, Pinouts
PCI2030 pinout,Pin out
This is one package pinout of PCI2030,If you need more pinouts please download PCI2030's pdf datasheet.

PCI2030 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

PCI2030 Pb-Free PCI2030 Cross Reference PCI2030 Schematic PCI2030 Distributor
PCI2030 Application Notes PCI2030 RoHS PCI2030 Circuits PCI2030 footprint