2.5V, 170 MHz, 10 Output SSTL-2 Clock Driver For DDR DIMM

PI6CV857B PLL Clock device is developed for registered DDR DIMM applications This PLL Clock Buffer is designed for 2.5 VDDQ and 2.5V AVDD operation and differential data input and output levels. The device is a zero delay Buffer that distributes a differential Clock input pair (CLK, CLK) to ten differential pairs of Clock outputs (Y[0:9], Y[0:9]) and one differential pair feedback Clock outputs (FBOUT,FBOUT) . The Clock outputs are controlled by the input Clocks (CLK, CLK), the feedback Clocks (FBIN,FBIN), the 2.5V LVCMOS input (PWRDWN) and the Analog Power input (AVDD). When input PWRDWN is low while power is applied, the input receivers are disabled, the PLL is turned off and the differential Clock outputs are 3-stated. When the AVDD is strapped low, the PLL is turned off and bypassed for test purposes. By Pericom Semiconductor Corporation
PI6CV857B 's PackagesPI6CV857B 's pdf datasheet

PI6CV857B Pinout, Pinouts
PI6CV857B pinout,Pin out
This is one package pinout of PI6CV857B,If you need more pinouts please download PI6CV857B's pdf datasheet.

PI6CV857B circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

PI6CV857B Pb-Free PI6CV857B Cross Reference PI6CV857B Schematic PI6CV857B Distributor
PI6CV857B Application Notes PI6CV857B RoHS PI6CV857B Circuits PI6CV857B footprint