SAA7108AE; SAA7109AE HD-CODEC

The SAA7108AE SAA7109AE is a new multistandard Video Decoder and encoder chip, offering high quality Video input and TV output processing as required by PC-99 specifications. It enables hardware manufacturers to implement versatile Video functions on a significantly reduced printed-circuit board area at very competitive costs. Separate pins for supply voltages as well as for I2C-bus control and boundary scan test have been provided for the Video Encoder and decoder sections to ensure both flexible handling and optimized noise behavior. The Video Encoder is used to encode PC graphics data at maximum 1280 x 1024 resolution (optionally 1920 x 1080 interlaced) to PAL (50 Hz) or NTSC (60 Hz) Video signals. A programmable scaler and anti-flicker Filter (maximum 5 lines) ensures properly sized and flicker-free TV Display as CVBS or S-video output. Alternatively, the three digital-to-analog Converters (DACs) CAN output RGB signals together with a TTL composite sync to feed SCART connectors. When the scaler/interlacer is bypassed, a second VGA monitor CAN be connected to the RGB outputs and separate H and V-syncs as well, thereby serving as an auxiliary monitor at maximum 1280 x 1024 resolution/60 Hz (PIXCLK < 85 MHz). Alternatively this port CAN provide Y, PB and PR signals for HDTV monitors. The encoder section includes a sync Clock Generator and on-chip DACs All inputs intended to Interface to the host graphics controller are designed for low-voltage signals down to 1.1 V and up to 3.45 V. The Video Decoder a 9-bit Video input processor, is a combination of a 2-channel Analog pre-processing circuit including source selection, anti-aliasing Filter and Analog-to-digital Converter (ADC), Automatic clamp and gain control, a Clock Generation Circuit (CGC), and a digital multistandard decoder (PAL BGHI, PAL M, PAL N, combination PAL N, NTSC M, NTSC-Japan, NTSC N, NTSC 4.43 and SECAM). The decoder includes a brightness, contrast and saturation control circuit, a multistandard VBI data slicer and a 27 MHz VBI data bypass. The pure 3.3 V (5 V compatible) CMOS circuit SAA7108AE SAA7109AE, consisting of an Analog front-end and digital Video decoder, a digital Video Encoder and Analog back-end, is a highly integrated circuit especially designed for desktop Video applications. The decoder is based on the principle of line-locked Clock decoding and is able to decode the color of PAL SECAM and NTSC signals into ITU-R BT.601 compatible color component values. The encoder CAN operate fully independently at its own variable pixel Clock transporting graphics input data, and at the line-locked, single crystal-stable Video encoding Clock As an option, it is possible to slave the Video PAL NTSC encoding to the Video Decoder Clock with the encoder FIFO acting as a Buffer to decouple the line-locked decoder Clock from the crystal-stable encoder Clock
By NXP Semiconductors
SAA7108AE 's PackagesSAA7108AE 's pdf datasheet
SAA7109AE-V1-G LBGA




SAA7108AE Pinout, Pinouts
SAA7108AE pinout,Pin out
This is one package pinout of SAA7108AE,If you need more pinouts please download SAA7108AE's pdf datasheet.

SAA7108AE circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

SAA7108AE Pb-Free SAA7108AE Cross Reference SAA7108AE Schematic SAA7108AE Distributor
SAA7108AE Application Notes SAA7108AE RoHS SAA7108AE Circuits SAA7108AE footprint