30MHz - 80MHz 10-Bit Deserializer With IEEE 1149.1 Test Access
The SCAN921025 transforms a 10-bit wide parallel LVCMOS/LVTTL data bus into a single high speed Bus LVDs serial data stream with embedded Clock The SCAN921226 receives the Bus LVDs serial data stream and transforms it back into a 10-bit wide parallel data bus and recovers parallel Clock
Both devices are compliant with IEEE 1149.1 Standard for Boundary Scan Test. IEEE 1149.1 features provide the design or test engineer access via a standard Test Access Port (TAP) to the Backplane or cable interconnects and the ability to verify differential signal integrity. The pair of devices also features an at-speed BIST mode which allows the interconnects between the Serializer and Deserializer to be verified at-speed.
The SCAN921025 transmits data over Backplanes or cable. The single differential pair data path makes PCB design easier. In addition, the reduced cable, PCB trace count, and connector size tremendously reduce cost. Since one output transmits Clock and data bits serially, it eliminates clock-to-data and data-to-data skew. The powerdown pin saves power by reducing supply current when not using either device. Upon power up of the Serializer, you CAN choose to activate synchronization mode or allow the Deserializer to use the synchronization-to-random-data feature. By using the synchronization mode, the Deserializer will establish lock to a signal within specified lock times. In addition, the embedded Clock guarantees a transition on the bus every 12-bit cycle. This eliminates transmission errors due to charged cable conditions. Furthermore, you may put the SCAN921025 output pins into TRI-STATE to achieve a high impedance state. The PLL CAN lock to frequencies between 30 MHz and 80 MHz.
By National Semiconductor Corporation
|SCAN921226 Pb-Free||SCAN921226 Cross Reference||SCAN921226 Schematic||SCAN921226 Distributor|
|SCAN921226 Application Notes||SCAN921226 RoHS||SCAN921226 Circuits||SCAN921226 footprint|