The SI5364 is a complete solution for ultra-low jitter high-speed Clock generation and distribution in precision clocking applications, such as OC-192/OC-48 SONET SDH line/ port cards. This device phase locks to one of three reference inputs in the range of 19.44 MHz and generates four synchronous Clock outputs that CAN be independently configured for operation in the 19, 155, or 622 MHz range (1, 8, and 32x input clock). Silicon Laboratories DSPLL technology delivers phase-locked loop (PLL) functionality with unparalleled performance while eliminating external loop Filter components, providing programmable loop parameters, and simplifying design. The on-chip reference monitoring and Clock switching functions support Stratum 3/3E and SMC compatible Clock switching with excellent output phase transient characteristics. FEC rates are supported with selectable 255/238 or 238/255 scaling of the Clock multiplication ratios. The SI5364 establishes a new standard in performance and integration for ultra-low jitter Clock generation. It operates from a single 3.3 V supply. By Silicon Laboratories
SI5364 's PackagesSI5364 's pdf datasheet

SI5364 Pinout, Pinouts
SI5364 pinout,Pin out
This is one package pinout of SI5364,If you need more pinouts please download SI5364's pdf datasheet.

SI5364 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

SI5364 Pb-Free SI5364 Cross Reference SI5364 Schematic SI5364 Distributor
SI5364 Application Notes SI5364 RoHS SI5364 Circuits SI5364 footprint