The SI5367 is a low jitter, precision Clock multiplier for applications requiring Clock multiplication without jitter attenuation. The SI5367 accepts four Clock inputs ranging from 10 to 707 MHz and generates five frequency-multiplied Clock outputs ranging from 10 to 945 MHz and select frequencies to 1.4 GHz. The device provides virtually any frequency translation combination across this operating range. The outputs are divided down separately from a common source. The SI5367 input Clock frequency and Clock multiplication ratio are programmable through an I 2C or SPI Interface The SI5367 is based on Silicon Laboratories' 3rd- generation DSPLL technology, which provides any-rate frequency synthesis in a highly integrated PLL solution that eliminates the need for external VCXO and loop Filter components. The DSPLL loop bandwidth is digitally programmable, providing jitter performance optimization at the application level. Operating from a single 1.8 or 2.5 V supply, the SI5367 is ideal for providing Clock multiplication in high performance Timing applications. By Silicon Laboratories
SI5367 's PackagesSI5367 's pdf datasheet

SI5367 Pinout, Pinouts
SI5367 pinout,Pin out
This is one package pinout of SI5367,If you need more pinouts please download SI5367's pdf datasheet.

SI5367 Application circuits
SI5367 circuits
This is one application circuit of SI5367,If you need more circuits,please download SI5367's pdf datasheet.

Related Electronics Part Number

Related Keywords:

SI5367 Pb-Free SI5367 Cross Reference SI5367 Schematic SI5367 Distributor
SI5367 Application Notes SI5367 RoHS SI5367 Circuits SI5367 footprint