DDR2 Configurable Registered Buffer With Parity

The SLGSSTUB32866 is a configurable registered Buffer with parity designed for 1.7V to 1.9V VDD oper- ating range. All Clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control and reset inputs are LVCMOS. All data outputs are 1.8V CMOS drivers that have been optimized to drive the DDR2 DIMM load, and meet SSTL_18 specifications. The error (QERR) output is 1.8V open-drain driver By Silego Semiconductor
SLGSSTUB32866 's PackagesSLGSSTUB32866 's pdf datasheet



SLGSSTUB32866 Pinout will be updated soon..., now you can download the pdf datasheet to check the pinouts !
SLGSSTUB32866 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

SLGSSTUB32866 Pb-Free SLGSSTUB32866 Cross Reference SLGSSTUB32866 Schematic SLGSSTUB32866 Distributor
SLGSSTUB32866 Application Notes SLGSSTUB32866 RoHS SLGSSTUB32866 Circuits SLGSSTUB32866 footprint