DDR2 Configurable Registered Buffer With Parity

The SLGSSTUB32868 is a registered Buffer with parity designed for 1.7V to 1.9V VDD operating range. All Clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control and reset inputs are LVCMOS. All data outputs are 1.8V CMOS drivers that have been optimized to drive the DDR2 DIMM load, and meet SSTL_18 specifications. The error (QERR) output is 1.8V open-drain driver. By Silego Semiconductor
SLGSSTUB32868 's PackagesSLGSSTUB32868 's pdf datasheet



SLGSSTUB32868 Pinout will be updated soon..., now you can download the pdf datasheet to check the pinouts !
SLGSSTUB32868 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

SLGSSTUB32868 Pb-Free SLGSSTUB32868 Cross Reference SLGSSTUB32868 Schematic SLGSSTUB32868 Distributor
SLGSSTUB32868 Application Notes SLGSSTUB32868 RoHS SLGSSTUB32868 Circuits SLGSSTUB32868 footprint