DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

The ABT16853 dual 8-bit to 9-bit parity transceivers SN54ABT16853 SN74ABT16853 are designed for Communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus, with its corresponding parity bit, the open-collector parity-error (ERR) output indicates whether or not an error in the B data has occurred. The output-enable (OEA and OEB) inputs CAN be used to disable the device so that the buses are effectively isolated. The ABT16853 provide true data at the outputs. A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with the ERR flag. The parity-error output CAN be passed, sampled, stored, or cleared from the latch using the latch-enable (LE) and clear (CLR) control inputs. When both OEA and OEB are low, data is transferred from the A bus to the B bus, and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. By Texas Instruments
SN54ABT16853 's PackagesSN54ABT16853 's pdf datasheet



SN54ABT16853 Pinout, Pinouts
SN54ABT16853 pinout,Pin out
This is one package pinout of SN54ABT16853,If you need more pinouts please download SN54ABT16853's pdf datasheet.

SN54ABT16853 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

SN54ABT16853 Pb-Free SN54ABT16853 Cross Reference SN54ABT16853 Schematic SN54ABT16853 Distributor
SN54ABT16853 Application Notes SN54ABT16853 RoHS SN54ABT16853 Circuits SN54ABT16853 footprint
Hot categories