The ABT833 8-bit to 9-bit parity transceivers are designed for Communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the open-collector parity-error (ERR) output indicates whether or not an error in the B data has occurred. The output-enable (OEA and OEB) inputs CAN be used to disable the device so that the buses are effectively isolated. The ABT833 provide true data at their outputs. A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with the ERR flag. ERR is clocked into the Register on the rising edge of the Clock (CLK) input. The error flag Register is cleared with a low pulse on the clear (CLR) input. When both OEA and OEB are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability. By Texas Instruments
SN54ABT833 's PackagesSN54ABT833 's pdf datasheet

SN54ABT833 Pinout, Pinouts
SN54ABT833 pinout,Pin out
This is one package pinout of SN54ABT833,If you need more pinouts please download SN54ABT833's pdf datasheet.

SN54ABT833 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

SN54ABT833 Pb-Free SN54ABT833 Cross Reference SN54ABT833 Schematic SN54ABT833 Distributor
SN54ABT833 Application Notes SN54ABT833 RoHS SN54ABT833 Circuits SN54ABT833 footprint