These 8-bit Latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The devices are particularly suitable for implementing Buffer Registers I/O ports, bidirectional bus drivers, and working Registers The eight Latches are D-type transparent Latches When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the Logic levels set up at the D Inputs. A buffered output-enable (OE) input CAN be used to place the eight outputs in either a normal Logic state (high or low Logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines in a bus-organized system without need for Interface or pullup components. OE does not affect the internal operations of the Latches Old data CAN be retained or new data CAN be entered while the outputs are in the high-impedance state. By Texas Instruments
SN54AC573 's PackagesSN54AC573 's pdf datasheet

SN54AC573 Pinout, Pinouts
SN54AC573 pinout,Pin out
This is one package pinout of SN54AC573,If you need more pinouts please download SN54AC573's pdf datasheet.

SN54AC573 circuits will be updated soon..., now you can download the pdf datasheet to check the circuits!

Related Electronics Part Number

Related Keywords:

SN54AC573 Pb-Free SN54AC573 Cross Reference SN54AC573 Schematic SN54AC573 Distributor
SN54AC573 Application Notes SN54AC573 RoHS SN54AC573 Circuits SN54AC573 footprint